










MEMORY SYSTEM

Patent number: WO0049488
Publication date: 2000-08-24
Inventor: SINCLAIR ALAN WELSH (US);
OUSPENSKAIA NATALIA VICTOROVNA
(RU); TAYLOR RICHARD MICHAEL (GB);
GOROBETS SERGEY ANATOLIEVICH
(GB)
Applicant: MEMORY CORP PLC (GB); SINCLAIR
ALAN WELSH (US); OUSPENSKAIA
NATALIA VICTOROVNA (RU); TAYLOR
RICHARD MICHAEL (GB); GOROBETS
SERGEY ANATOLIEVICH (GB)
Classification:
- international: **G06F3/06; G06F3/06; (IPC1-7): G06F3/06**
- european: **G06F3/06E**
Application number: WO2000GB00550 20000217
Priority number(s): GB19990003490 19990217

Also published as:

 EP1157328 (A1)
 US6725321 (B1)
 EP1157328 (B1)
 DE60019903T (T2)


Cited documents:

 GB2291991
 WO9737296
 EP0712067
 EP0522780
 WO9420906
more >>

Report a data error here

Abstract of WO0049488

A memory system (10) having a solid state memory (6) comprising non-volatile individually addressable memory sectors (1) arranged in erasable blocks, and a controller (8) for writing to reading from the sectors, and for sorting the blocks into "erased" and "not erased" blocks. The controller performs logical to physical address translation, and includes a Write Pointer (WP) for pointing to the physical sector address to which data is to be written from a host processor. A Sector Allocation Table (SAT) of logical addresses with respective physical addresses is stored in the memory, and the controller updates the SAT less frequently than sectors are written to with data from the host processor. The memory may be in a single chip, or in a plurality of chips. A novel system for arranging data in the individual sectors (1) is also claimed.



Data supplied from the esp@cenet database - Worldwide